

A 32-Bit Computer for LatticeXP2 Brevia Development Kit

Silicon Valley FIG
December 18, 2010

Chen-Hanson Ting



Contents

- 1 eP32 Microprocessor
- 2 Design of eP32
- 3 eP32 Instructions
- 4 Implement eP32 on Brevia Kit
- 5 eP32 Chip Design in VHDL
- 6 Metacompilation of eP32



Implement eP32 on Brevia Kit

- **Synthesis eP32**
- **Simulate eP32**
- **Layout eP32**
- **Download eP32**
- **Reveal eP32**



Synthesis eP32

- Synplicity synthesis Tools
 - ep32_chip.vhd
 - ep32.vhd
 - ram_memory.vhd
 - uart.vhd
 - gpio.vhd



File View Source Process Options Tools Window Help



Sources in Project:

Project tree structure:

- LFXP2-5E-5TN144C
 - ep32q_fb.vhd
 - [ep32_chip (ep32_chip.vhd)]**
 - ep32 (ep32.vhd)
 - uart (uart.vhd)
 - ram_memory (ram_memory.vhd)
 - gpio (gpio.vhd)

Buttons: Modules | Files

Processes for current source:

- Build Database
 - Build Database Report - HTML (ep32_xp2.html)
 - Build Database Report (ep32_xp2.drp)
 - Design Planner (Pre-Map)
 - Edit Preferences (ASCII)
- Map Design
 - Map Report - HTML (ep32_xp2.html)
 - Map Report (ep32_xp2.mrp)
 - Map TRACE Report (ep32_xp2.tw1)
 - Design Planner (Post-Map)
- Map Timing Checkpoint
- Place & Route Design
 - Report Summary - HTML (ep32_xp2.html)
 - Place & Route Report (ep32_xp2.par)
 - PAD Specification File (ep32_xp2.pad)
 - Place & Route TRACE Report (ep32_xp2.twr)
 - I/O Timing Report (ep32_xp2.iort)
 - I/O SSO Analysis Report (ep32_xp2.sso)
 - IBIS Model
 - Reentrant Route Design
 - Memory Initialization

```
-- Restoring VHDL parse-tree ieee.std_logic_arith from d:/isptool/cae_library/vhdl_pac
-- Restoring VHDL parse-tree ieee.std_logic_misc from d:/isptool/cae_library/vhdl_pac
-- Restoring VHDL parse-tree synopsys.attributes from d:/isptool/cae_library/vhdl_pac
-- Restoring VHDL parse-tree ieee.std_logic_unsigned from d:/isptool/cae_library/vhdl_pac
-- Analyzing VHDL file ram_memory.vhd
-- Analyzing VHDL file uart.vhd
-- Analyzing VHDL file ep32.vhd
-- Analyzing VHDL file ep32_chip.vhd
-- Elaborating ep32_chip
Done: completed successfully.
```

Automake Log



Synthesis eP32

- Only ram_memory.vhd must be reconstructed to use RAM_Q modules in LatticeXP2-5E FPGA chip.
- Ep32q.mem is produced by eForth metacompiler to initialize RAM_Q modules in XP2.



Simulate eP32

- Active-HDL simulation tools supplied by Aldec
- Need a test bench module to test eP32 chip.
- Activate ep32q_tb.vhd for functional simulation


Design Brows...

testbench (behavior)

- testbench (beha)
 - uut : ep32_chi
 - cpul : ep3
 - line_
 - line_
 - line_
 - line_
 - line_

Name

- s_stack(4)
- s_stack(3)
- s_stack(2)
- s_stack(1)
- s_stack(0)
- r_stack
- slot



Console

```

# KERNEL: Time: 0 ps, Iteration: 2, Instance: uut/cpul, Process: line_133.
# KERNEL: WARNING: There is an 'U'/'X'/'W'/'Z'/'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps, Iteration: 2, Instance: uut, Process: line_197.
# KERNEL: WARNING: There is an 'U'/'X'/'W'/'Z'/'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps, Iteration: 2, Instance: uut, Process: line_197.
    
```




Design Browser

testbench (behavior)

- testbench (behavior)
 - uut : ep32_chip (behavioral)
 - cpul : ep32 (behavioral)
 - line_130
 - line_131
 - line_132
 - line_133
 - line_135

Name	Value
s_stack(11)	000000065
s_stack(10)	000000053
s_stack(9)	00000006C
s_stack(8)	00000004D
s_stack(7)	000000068
s_stack(6)	000000074
s_stack(5)	000000072
s_stack(4)	00000006F
s_stack(3)	000000046
s_stack(2)	000000065



```
# KERNEL: WARNING: There is an 'U'X'W'Z'I' in an arithmetic operand, the result will be 'X'(es).
```

Console




Layout eP32

- Invoke Design Planner to connect following signals
 - External reset
 - External master clock
 - Interrupts
 - GPIO to LED and switches
 - UART transmit
 - UART receiver



- Project: ep32_chip
- [-] Design Signals
 - + [] ack @ 21
 - + [] arst @ 19
 - [-] [] interrupt_i(4:0)
 - + [] interrupt_i_0 @ 58
 - + [] interrupt_i_1 @ 57
 - + [] interrupt_i_2 @ 56
 - + [] interrupt_i_3 @ 55
 - + [] interrupt_i_4 @ 54
 - [-] [] ioport(15:0)
 - + [] ioport_0 @ 46
 - + [] ioport_1 @ 45
 - + [] ioport_2 @ 44
 - + [] ioport_3 @ 43
 - + [] ioport_4 @ 40
 - + [] ioport_5 @ 39
 - + [] ioport_6 @ 38
 - + [] ioport_7 @ 37
 - + [] ioport_8 @ 53
 - + [] ioport_9 @ 52
 - + [] ioport_10 @ 50
 - + [] ioport_11 @ 1
 - + [] ioport_12 @ 2
 - + [] ioport_13 @ 5
 - + [] ioport_14 @ 6
 - + [] ioport_15 @ 7
 - + [] uart_j @ 110
 - + [] uart_o @ 109
- + [] Device: LFXP2-5E-TQFP144

(Bottom View)





Download eP32

- JTAP cable connected to printer port
- UART cable connected to COM port
- Invoke ispVM system to download ep32_xp2.jed file
- eP32 eForth signs on Hyperterminal



OK

OK

eP32q v2.05



Reveal eP32

- Invoke Reveal Inserter to insert debugging logic and tracing memory
- Invoke Synplicity to synthesize modified chip design
- Download tp XP2 chip with ispVM
- Invoke Reveal Logic Analyzer to trace selected internal signals

Insert Debug

Debug Datasets

Datasets

- ep32_chip_LA0

Design Hierarchy

- ep32_chip
 - cpu1 (ep32_uniq_0)
 - gpio1 (gpio_uniq_0)
 - ram_memory_0 (ram_mer...)
 - uart1 (uart_uniq_0)
 - aclk @Tc
 - arst @Tc
 - cpu_ack_o
 - cpu_addr_o[31:0] @Tc
 - cpu_byte0
 - cpu_byte1
 - cpu_byte2

Signal Search

Trigger Output Signal from Reveal

Trace Signal Setup | **Trigger Signal Setup**

Trace

- arst
- aclk
- cpu1/code(6 bits)
- memory_data_o(32 bits)
- cpu_data_o(32 bits)
- cpu_addr_o(32 bits)

Sample Clock:

Buffer Depth:

Implementation

Timestamp

Sample Enable

Sample Enable

Active High

Data Capture Mode

Single Trigger

Multiple Triggers

Minimum samples:

Include trigger signals in trace data

Message | Signal Information | Resource Usage

Loading Reveal project...

Datasets

- [-] LFXP2-5E
 - [-] ep32_c

Navigation: [Left] [Home] [Right]


Trace Bus/Signal

- ep32_chip
 - arst
 - ack
 - + cpu1/c
 - + memo
 - + cpu d

Navigation: [Left] [Home] [Right]


Stopped [0 Trigger Captured]

Trigger Signal Setup | Waveform View



Completed 1 Trigger Captured

Trigger Signal Setup Waveform View



Left sidebar controls:

- Icons for data and device selection.
- Navigation arrows (left, right, up, down).
- Zoom in (+) and zoom out (-) buttons.
- Refresh and list view icons.




Reveal eP32

- Very powerful debugging tool
- All signals in internal modules can be selected for tracing
- Waveform display is like a super-expansive logic analyzer
- It solved my reset problem in eP32.




eP32_xp2 Preliminary Release

- All VHDL design files
- All eForth metacompiler files
- weForth system files
- This book in ep32_xp2.pdf



Questions?



Thank You.