

Debug an FPGA with a Tiny Interpreter



**Silesian
University
of Technology**

Christopher Lozinski

Digital Systems Design

Silesian Polytechnical University

SVFIG

June 22, 2024

Python TestBench + Simulator




[Python Interpreter](#)



Simulator

Interprocess
Communication




Python on the FPGA

Desktop PC

Soft Core + Interpreter

Design Under Test/Debug



Python Memory Requirements

MicroPython's minimum requirements are 256KByte of ROM and 16KB RAM.

[Snek](#) requires 32KBytes ROM + > 1KByte RAM

[The Lua interpreter](#) takes 282KBytes and the Lua library takes 470KBytes.

[eLua](#) requires 5.4 KBytes of RAM.

ROM is slower than RAM


Lattice Documentation

5. SPRAM Content during Warmboot

During configuration through Warmboot, SPRAM content is not loaded. Thus, previous data on the SPRAM are retained.

Below is a standard configuration procedure:

1. At the beginning of the configuration, all the SRAM has been cleared to 0, :



What is this Tiny Interpreter?

Mecrisp Ice Forth requires > 1.5 KBytes RAM. No ROM.
Runs on both the Simulator and on the FPGA

Python

```
print( (10 + 5) * 3)
```


```
>>> 45
```

Forth

```
3 10 5 + * print
```

```
>>> 45
```

Equation: 3 10 5 + *



Questions



**Silesian
University
of Technology**

Christopher Lozinski

Digital Systems Design

Silesian Polytechnical University

lozinski@PythonLinks.info

[@PythonLinks@Mastodon.Social](https://mstdn.social/@PythonLinks)

SVFIG

June 22, 2024