

eP16 Microcontroller Design in VHDL

Dr. Chen-Hanson Ting

offete enterprises, Inc.

2012

eP16 Microcontroller Design in VHDL

Contents

1	Introduction	1
1.1	History of the eP16	1
1.2	What is FORTH?	3
2	Design of the eP16	6
2.1	Overview	6
2.2	Program Execution Unit	8
2.3	Address Unit	9
2.4	Data Processing Unit	10
2.5	Return Stack Unit	11
2.6	Timing of Instruction Execution	12
3	eP16 Instructions	14
3.1	Instruction Classes	14
3.2	Transfer Instructions	17
3.3	Memory Access Instructions	18
3.4	ALU Instructions	18
3.5	Register/Stack Instructions	20
3.6	Miscellaneous Instructions	21
4	Implementing eP16 on the Brevia2 Kit	22
4.1	The Brevia2 Development Kit	22
4.2	Synthesize the eP16	23
4.3	Simulate the eP16	28
4.4	Layout the eP16	34
4.5	Programming eP16	37
5	The eP16 Design in VHDL	41
5.1	Top Level eP16 Chip	41
5.2	The eP16 CPU Module	53
5.3	RAM Memory Module	76
5.4	UART Module	81
5.5	GPIO Module	91
5.6	Remarks	95
6	Metacompilation of the eP16	96
6.1	Metacompiling the eP16	97
6.2	The eP16 Metacompiler	103
6.3	The eP16 Optimizing Assembler	109
6.4	The eP16 Kernel	116
6.5	eP16 Compound Commands	123
6.6	eP16 Simulator	148
	Conclusion	160
Appendix A	eP16 Instruction Set	161
Appendix B	eP16 eForth Commands	176

Figures

Figure 1	eP16 Architecture	7
Figure 2	Program Execution Unit	9
Figure 3	Address Unit	10
Figure 4	Data Processing Unit	11
Figure 5	Return Stack Unit	12
Figure 6	Instruction Execution Timing	13
Figure 7	Multiplication Step	20
Figure 8	Division Step	20
Figure 9	Diamond IDE, File List	24
Figure 10	Diamond IDE, Process View	25
Figure 11	RAM_DQ in IExpress	26
Figure 12	RAM_DQ Module Configuration	27
Figure 13	Select Synthesis Process	28
Figure 14	HDL Simulator	29
Figure 15	Select cp16 chip module	30
Figure 16	Select Simulation Signals	30
Figure 17	Simulate Master Clock	31
Figure 18	Simulate Master Reset	32
Figure 19	Select Simulation Time	32
Figure 20	Simulation Waveforms	33
Figure 21	Expanded View of the Waveforms	33
Figure 22	Package View of XP2 Chip	34
Figure 23	Pin Assignments of eP16	35
Figure 24	Diamond Programmer	37
Figure 25	eP16 Sign-on Message	38
Figure 26	The Universal Greeting	39
Figure 27	IO Exercises on Brevia2 Kit	40
Figure 28	Components in eP16 Chip	41
Figure 29	ep16r Project Folder	98
Figure 30	Bootup ep16 Metacompiler	98
Figure 31	Beginning of Metacompilation	99
Figure 32	HELP Directions of eP16 Simulator	100
Figure 33	eP16 in Simulation	101
Figure 34	WORDS in eP16	101
Figure 35	Tests of eP16 Simulator	102